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Abstract— In this paper, we report an analytical model for the 
on-state characteristics of a superjunction MOSFET featuring 
a compensated pillar between the n-pillar and the p-pillar is 
established. Since a large amount of lateral electric field is 
sustained in the compensated region, the doping concentration 
in the n-pillar can be enhanced significantly, leading to a 
substantial reduction in the on-state resistance of the 
superjunction. Simulation results proved that the use of an 
extra compensated pillar within the superjunction structure 
reduces the on-state resistance by 25% compared to that of a 
conventional superjunction for the same breakdown voltage. 
Index Terms—Superjunction, JFET, Compensated. 
I. INTRODUCTION 
The reduction in specific resistance, Rsp, of  
superjunction (SJ) metal-oxide-semiconductor field effect 
transistors (MOSFETs) is a key factor in meeting 
application requirements, such as high energy efficiency 
and  reducing the fabrication cost [1]. For this, several 
novel ideas have been suggested, such as the use of an 
oxide field plate between the n-pillar and p-pillar (p/oxid/n) 
[2], p/n/high-k dielectric pillar [3], a gate-driven 
accumulated pillar [4], p/n/oxide/undoped poly-Si/oxide 
pillar [5] and three-dimensional hexagonal pillar [6]. 
However, the above structures require additional 
fabrication steps (increased cost) and/or are subject to 
reliability challenges such as hot carrier injection (HCI) and 
time dependent dielectric breakdown (TDDB).  
   Here we discuss an alternative structure to reduce the 
Rsp in a superjunction MOSFET while maintaining a 
conventional fabrication process. As shown in Fig. 1, a 
compensated pillar is inserted in between the p-type and the 
n-type pillar. The compensated pillar can be formed by 
deep diffusion or overlapping implantations to yield the 
same amount of the n-type dopant and the p-type dopant in 
a certain width, γd (0 < γ < 1). Even though the 
compensated (intrinsic) region decreases the conducting 
path of the n-pillar, the parasitic depletion width toward the 
n-pillar can be reduced by increasing the doping 
concentration. Also, a large amount of the drain to source 
voltage, VDS, is to be sustained across the compensated 
region as shown in Fig. 1 and, therefore, the parasitic 
depletion width in the n-pillar can be reduced more than 
that of the conventional superjunction structure (γ = 0). 
This study provides an analytic model for a superjunction 
MOSFET with a compensated pillar and investigates the 
advantages over the conventional superjunction MOSFETs. 
For this, we do not take into account the channel resistance 
and we assume that the doping concentrations (ND and NA) 
and the widths of the p-pillar and the n-pillar are the same 
for the charge balance. 
 
Fig. 1. A schematic illustration of (a) a compensated pillar superjunction 
structure and (b) the lateral electric field and the depletion width in a 
compensated superjunction at a given potential. 
II. IDEAL APPROACH 
 The width of the compensated pillar is γd (0 < γ < 1) and 
the compensated pillar is located in the centre of the 
superjunction structure as shown in Fig. 1. The depletion 
width towards the conducting n-pillar, WD, was ignored. 
The ideal Rsp.ideal of this structure can be written as 
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where q, μn, Z, and L are unit charge, doping dependent 
electron mobility, depth of the pillar (the 3rd dimension into 
the paper), and the length of the pillar, respectively. When 
the superjunction is fully depleted, the lateral electric field, 
Ex should be less than the critical electric field, EC [7]: 
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where εS is the permittivity of the semiconductor material. 
Since the square of the critical electric field, EC2, is the sum 
of the square of the lateral electric field, Ex2, and the square 
of the vertical electric field, Ey2, the vertical electric field 
becomes  
( )21y CE E= − .                              (3) 
The breakdown voltage, VB, is the sum of the voltage drops 
across the doped pillar region VL, the compensated region 
Vi, and the vertical voltage drop VV. Assuming the length of 
the superjunction, L, is relatively long compared to the 
cellpitch, d, the breakdown voltage, VB can be written as 
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By inserting equations (2) and (4) into (1), the ideal Rsp has 
the following material form,  
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where α is 1/ 2  to minimize the Rsp.ideal. The material 
figure of merit (FOM) VB/Rsp given by equation (5) is the 
same as the previously reported ideal FOM of a 
conventional superjunction MOSFET (γ = 0) [7]–[9].  
III. JFET APPROACH 
 
Fig. 2. A schematic illustration of depletion width profiles in a 
compensated pillar superjunction and its JFET inner circuit. 
For a VDS dependent analysis of a compensated pillar 
superjunction Rsp, a grounded gate junction field effect 
transistor (JFET) model is provided in Fig. 2 [8], [9]. The 
p-pillar of the superjunction is the gate of the JFET 
(grounded) and the n-pillar is the channel of the JFET. The 
depletion width, WDs, is formed by the built-in potential, ψbi, 
and WDd is formed by ψbi + VDS. As shown in Fig. 1 and 2, 
the potential, ψ(y), induced by ψbi + VDS is sustained across 
the p-i-n region and, the depletion width (before pinch-off 
of the pillars), WD, has the following relationship: 
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Where the ψD and ψA are the same due to the symmetrical 
structure. From equation (6), WDs and WDd, become 
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Based on the above depletion widths, the sheet charge 
density, Qn (cm-2), in the n-pilar leads to 
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The drain current, ID, has the following relationship 
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where v(y) is the electron velocity in the n-pillar: 
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By inserting equations (6), (7), (8) and (10) into (9), and 
solving equation (9), the drain current leads to  
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From equation (11), the Rsp with respect to the applied VDS 
for a compensated superjunction can be obtained as 
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When the VDS approach zero, the Rsp given by equation (12) 
has a minimum value: 
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Equation (13) is the multiplication form of Rsp.ideal by the 
conducting path ratio where the conducting path is 
narrowed by the built-in depletion width, WDs. If the width 
of the compensated pillar becomes zero, equation (13) leads 
to the conventional superjunction Rsp [8], [9]: 
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Therefore, the Rsp forms given by equations (12) and (13) 
are compatible with the conventional superjunction 
(without a compensated pillar) MOSFETs.  
   Fig. 3 shows the Rsp ratio of the compensated SJ (0 < γ 
< 1) and the conventional SJ (γ = 0). The concentration of 
the pillars at a given cellpitch can be calculated from 
equation (2): 
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For a practical approach, the concentrations of the pillars 
were the half of the optimum value. The critical electric 
field models were borrowed from Baliga’s study [10]: 
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The electric field dependent mobility at a given VDS follows 
a previously established empirical model [8], [9], 
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Where μn0 is the mobility when VDS is 0V. 
   As shown in Fig. 3, the Si SJ with a compensated pillar 
shows a reduction in the Rsp by 10 ~ 30 % compared to the 
conventional SJ and the reduction is further enhanced as 
VDS increases up to 3 V. This is due to the fact that the 
parasitic JFET effect, which obstructs the current 
conduction path, is less significant in the compensated 
pillar SJ than in the conventional SJ. The reason for this 
can be easily understood from Fig. 1 where a large portion 
of the potential is dropped across the compensated pillar 
region, rather than in the n-pillar. 
   Fig. 4 shows the drain current simulation with respect 
to the applied VDS. The analytical model given by equation 
(11) showed a good agreement with the simulation result 
and the compensated pillar structure showed Rsp reduction 
of ~25% over the conventional structure owing to the high 
n-pillar doping concentration. Fig. 5 shows the breakdown 
voltage simulation. The compensated superjunction VB was 
very similar to that of the conventional superjunction and 
this should be attributed to the flat lateral electric profile in 
the compensated pillar. As can be seen in Fig. 5(a), the 
electric field profile in the compensated region is flat with a 
high value and, therefore, it can sustain more drain voltage 
even with a high doping concentration. 
 
Fig. 3. Rsp ratio of the compensated SJ (0 < γ < 1) and the conventional SJ 
(γ = 0) with respect to the cellpitch. 
 
Fig. 4. TCAD drain current simulation result and analytic model in this 
study for the compensated pillar (red) and the conventional pillar (black) 
when the cellpitch is d= 2 μm. The length of pillar, L= 40 μm, the number 
of cells: 2.0 ×105, ND (γ = 0.5) = 2.19 ×10
16 cm-3, and ND (γ = 0) = 9.91 
×1015 cm-3. 
 
Fig. 6 presents inductive switching characteristics for the 
devices given by Figs. 4 and 5. The parasitic inductances 
were ignored. Both devices show similar dv/dt and di/dt 
during turn-on and turn-off. The only difference, though not 
significant, is the rapid drain voltage rising point 
(conventional pillar: 14 V and compensated pillar: 26 V) 
during the turn-off where the accumulation region below 
the gate oxide becomes depleted. As previously reported 
[11], a highly doped n-pillar below the gate oxide requires a 
higher drain voltage to be depleted. 
 
Fig. 5. 2D TCAD breakdown voltage simulation result and the electric 
field profile for (a) the compensated pillar (b) the conventional pillar when 
the cellpitch is d= 2 μm. The length of pillar, L= 40 μm, ND (γ = 0.5) = 
2.19 ×1016 cm-3, and ND (γ = 0.5) = 9.91 ×10
15 cm-3. 
 
Fig. 6. TCAD inductive switching simulation result for the conventional 
SJ (black, γ = 0) and the compensated pillar (red, γ = 0.5) when the 
cellpitch is d= 2 μm. The length of pillar, L= 40 μm, the number of cells: 
4.0 ×106, ND (γ = 0) = 9.91 ×10
15 cm-3 and ND (γ = 0.5) = 2.19 ×10
16 cm-3. 
 
 
IV. CONCLUSION 
An analytical model for a compensated pillar SJ MOSFET 
has been developed by using a grounded JFET theory. This 
model accurately predicts the on-state resistance and the 
drain current at a given drain voltage. Also, this model is 
compatible with the conventional SJ MOSFET. It has been  
found that the compensated pillar SJ MOSFET can reduce 
the Rsp by 10 ~ 30 % compared to that of conventional SJ 
MOSFET.  
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